9198061690 03:27:33 p.m. 08-11-2008 10 /11

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

Remarks

The present amendment responds to the final Official Action dated <u>June 18, 2008</u>. That Action rejected claims 1-14 under 35 U.S.C. § 101. This sole ground of rejection is addressed below. Claims 1 and 4 have been amended to be more clear and distinct. Claims 15-19 have been previously canceled without prejudice confirming a previous election. Claims 1-14 are presently pending.

Interview Summary

The Examiner is thanked for the courtesy of a brief telephone interview to clarify the Section 101 objection. It was agreed that claim 1 would be amended to recite additional hardware structure for performing the method, and that claim 7 which already recites a "multiplication circuit cell" and multiple logic devices would be reconsidered.

Section 101 Rejection

The final Official Action again suggested that claims 1-14 disclose steps/elements of performing mathematical functions without disclosing a practical application with a concrete, useful, and tangible result.

As noted at page 1, lines 10 and 11, a Galois field "multiplication of two input elements is an important function which signal processing units and DSPs may need to perform." As further discussed at page 2, lines 1-7, a variety of potential approaches to such multiplication exist and the listed patents further discuss practical applications for the calculations as does the Summary of the Invention at page 2, lines 9-11. The presently claimed improved approaches to

9198061690 03:27:43 p.m. 08-11-2008 11 /11

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

such calculations are not divorced from the structure employed to perform them and are clearly patentable subject matter under Section 101.

More particularly, claims 1 and 4 have now been amended to recite that the method for Galois field multiplication is performed "by a logic circuit" in addition to the result being stored "in memory in a computer readable form." Claim 7 recites a "GF multiplication circuit cell" and multiple logic devices. Such subject matter is clearly statutory.

Conclusion

As no art rejections have been made, withdrawal of the present rejection and prompt allowance are requested.

Respectfully submitted,

Peter H. Priest Reg. No. 30,210

Priest & Goldstein, PLLC

5015 Southpark Drive, Suite 230

Durham, NC 27713-7736

(919) 806-1600